xref: /linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a75/cache.json (revision 58f6259b7a08f8d47d4629609703d358b042f0fd) 
1[
2    {
3        "ArchStdEvent": "L1I_CACHE_REFILL"
4    },
5    {
6        "ArchStdEvent": "L1I_TLB_REFILL"
7    },
8    {
9        "ArchStdEvent": "L1D_CACHE_REFILL"
10    },
11    {
12        "ArchStdEvent": "L1D_CACHE"
13    },
14    {
15        "ArchStdEvent": "L1D_TLB_REFILL"
16    },
17    {
18        "ArchStdEvent": "L1I_CACHE"
19    },
20    {
21        "ArchStdEvent": "L1D_CACHE_WB"
22    },
23    {
24        "ArchStdEvent": "L2D_CACHE"
25    },
26    {
27        "ArchStdEvent": "L2D_CACHE_REFILL"
28    },
29    {
30        "ArchStdEvent": "L2D_CACHE_WB"
31    },
32    {
33        "ArchStdEvent": "L1D_CACHE_ALLOCATE"
34    },
35    {
36        "ArchStdEvent": "L2D_CACHE_ALLOCATE"
37    },
38    {
39        "ArchStdEvent": "L1D_TLB"
40    },
41    {
42        "ArchStdEvent": "L1I_TLB"
43    },
44    {
45        "ArchStdEvent": "L3D_CACHE_ALLOCATE"
46    },
47    {
48        "ArchStdEvent": "L3D_CACHE_REFILL"
49    },
50    {
51        "ArchStdEvent": "L3D_CACHE"
52    },
53    {
54        "ArchStdEvent": "L2D_TLB_REFILL"
55    },
56    {
57        "ArchStdEvent": "L2D_TLB"
58    },
59    {
60        "ArchStdEvent": "L2I_TLB"
61    },
62    {
63        "ArchStdEvent": "DTLB_WALK"
64    },
65    {
66        "ArchStdEvent": "ITLB_WALK"
67    },
68    {
69        "ArchStdEvent": "LL_CACHE_RD"
70    },
71    {
72        "ArchStdEvent": "LL_CACHE_MISS_RD"
73    },
74    {
75        "ArchStdEvent": "L1D_CACHE_RD"
76    },
77    {
78        "ArchStdEvent": "L1D_CACHE_WR"
79    },
80    {
81        "ArchStdEvent": "L1D_CACHE_WB_VICTIM"
82    },
83    {
84        "ArchStdEvent": "L1D_CACHE_WB_CLEAN"
85    },
86    {
87        "ArchStdEvent": "L1D_CACHE_INVAL"
88    },
89    {
90        "ArchStdEvent": "L2D_CACHE_RD"
91    },
92    {
93        "ArchStdEvent": "L2D_CACHE_WR"
94    },
95    {
96        "ArchStdEvent": "L2D_CACHE_WB_VICTIM"
97    },
98    {
99        "ArchStdEvent": "L2D_CACHE_WB_CLEAN"
100    },
101    {
102        "ArchStdEvent": "L2D_CACHE_INVAL"
103    },
104    {
105        "ArchStdEvent": "L3D_CACHE_RD"
106    },
107    {
108        "ArchStdEvent": "L3D_CACHE_REFILL_RD"
109    },
110    {
111        "PublicDescription": "Number of ways read in the instruction cache - Tag RAM",
112        "EventCode": "0xC2",
113        "EventName": "I_TAG_RAM_RD",
114        "BriefDescription": "Number of ways read in the instruction cache - Tag RAM"
115    },
116    {
117        "PublicDescription": "Number of ways read in the instruction cache - Data RAM",
118        "EventCode": "0xC3",
119        "EventName": "I_DATA_RAM_RD",
120        "BriefDescription": "Number of ways read in the instruction cache - Data RAM"
121    },
122    {
123        "PublicDescription": "Number of ways read in the instruction BTAC RAM",
124        "EventCode": "0xC4",
125        "EventName": "I_BTAC_RAM_RD",
126        "BriefDescription": "Number of ways read in the instruction BTAC RAM"
127    },
128    {
129        "PublicDescription": "Level 1 PLD TLB refill",
130        "EventCode": "0xE7",
131        "EventName": "L1PLD_TLB_REFILL",
132        "BriefDescription": "Level 1 PLD TLB refill"
133    },
134    {
135        "PublicDescription": "Level 2 preload and MMU prefetcher TLB access. This event only counts software and hardware prefetches at Level 2",
136        "EventCode": "0xE8",
137        "EventName": "L2PLD_TLB",
138        "BriefDescription": "Level 2 preload and MMU prefetcher TLB access. This event only counts software and hardware prefetches at Level 2"
139    },
140    {
141        "PublicDescription": "Level 1 TLB flush",
142        "EventCode": "0xE9",
143        "EventName": "UTLB_FLUSH",
144        "BriefDescription": "Level 1 TLB flush"
145    },
146    {
147        "PublicDescription": "Level 2 TLB access",
148        "EventCode": "0xEA",
149        "EventName": "TLB_ACCESS",
150        "BriefDescription": "Level 2 TLB access"
151    },
152    {
153        "PublicDescription": "Level 1 preload TLB access. This event only counts software and hardware prefetches at Level 1. This event counts all accesses to the preload data micro TLB, that is L1 prefetcher and preload instructions. This event does not take into account whether the MMU is enabled or not",
154        "EventCode": "0xEB",
155        "EventName": "L1PLD_TLB",
156        "BriefDescription": "Level 1 preload TLB access. This event only counts software and hardware prefetches at Level 1. This event counts all accesses to the preload data micro TLB, that is L1 prefetcher and preload instructions. This event does not take into account whether the MMU is enabled or not"
157    },
158    {
159        "PublicDescription": "Prefetch access to unified TLB that caused a page table walk. This event counts software and hardware prefetches",
160        "EventCode": "0xEC",
161        "EventName": "PLDTLB_WALK",
162        "BriefDescription": "Prefetch access to unified TLB that caused a page table walk. This event counts software and hardware prefetches"
163    }
164]
165