xref: /linux/drivers/gpu/drm/vmwgfx/vmwgfx_stdu.c (revision 19d0070a2792181f79df01277fe00b83b9f7eda7)
1 // SPDX-License-Identifier: GPL-2.0 OR MIT
2 /******************************************************************************
3  *
4  * COPYRIGHT (C) 2014-2015 VMware, Inc., Palo Alto, CA., USA
5  *
6  * Permission is hereby granted, free of charge, to any person obtaining a
7  * copy of this software and associated documentation files (the
8  * "Software"), to deal in the Software without restriction, including
9  * without limitation the rights to use, copy, modify, merge, publish,
10  * distribute, sub license, and/or sell copies of the Software, and to
11  * permit persons to whom the Software is furnished to do so, subject to
12  * the following conditions:
13  *
14  * The above copyright notice and this permission notice (including the
15  * next paragraph) shall be included in all copies or substantial portions
16  * of the Software.
17  *
18  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21  * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22  * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23  * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24  * USE OR OTHER DEALINGS IN THE SOFTWARE.
25  *
26  ******************************************************************************/
27 
28 #include <drm/drm_atomic.h>
29 #include <drm/drm_atomic_helper.h>
30 #include <drm/drm_damage_helper.h>
31 #include <drm/drm_fourcc.h>
32 #include <drm/drm_plane_helper.h>
33 #include <drm/drm_vblank.h>
34 
35 #include "vmwgfx_kms.h"
36 #include "device_include/svga3d_surfacedefs.h"
37 
38 #define vmw_crtc_to_stdu(x) \
39 	container_of(x, struct vmw_screen_target_display_unit, base.crtc)
40 #define vmw_encoder_to_stdu(x) \
41 	container_of(x, struct vmw_screen_target_display_unit, base.encoder)
42 #define vmw_connector_to_stdu(x) \
43 	container_of(x, struct vmw_screen_target_display_unit, base.connector)
44 
45 
46 
47 enum stdu_content_type {
48 	SAME_AS_DISPLAY = 0,
49 	SEPARATE_SURFACE,
50 	SEPARATE_BO
51 };
52 
53 /**
54  * struct vmw_stdu_dirty - closure structure for the update functions
55  *
56  * @base: The base type we derive from. Used by vmw_kms_helper_dirty().
57  * @transfer: Transfer direction for DMA command.
58  * @left: Left side of bounding box.
59  * @right: Right side of bounding box.
60  * @top: Top side of bounding box.
61  * @bottom: Bottom side of bounding box.
62  * @fb_left: Left side of the framebuffer/content bounding box
63  * @fb_top: Top of the framebuffer/content bounding box
64  * @buf: buffer object when DMA-ing between buffer and screen targets.
65  * @sid: Surface ID when copying between surface and screen targets.
66  */
67 struct vmw_stdu_dirty {
68 	struct vmw_kms_dirty base;
69 	SVGA3dTransferType  transfer;
70 	s32 left, right, top, bottom;
71 	s32 fb_left, fb_top;
72 	u32 pitch;
73 	union {
74 		struct vmw_buffer_object *buf;
75 		u32 sid;
76 	};
77 };
78 
79 /*
80  * SVGA commands that are used by this code. Please see the device headers
81  * for explanation.
82  */
83 struct vmw_stdu_update {
84 	SVGA3dCmdHeader header;
85 	SVGA3dCmdUpdateGBScreenTarget body;
86 };
87 
88 struct vmw_stdu_dma {
89 	SVGA3dCmdHeader     header;
90 	SVGA3dCmdSurfaceDMA body;
91 };
92 
93 struct vmw_stdu_surface_copy {
94 	SVGA3dCmdHeader      header;
95 	SVGA3dCmdSurfaceCopy body;
96 };
97 
98 struct vmw_stdu_update_gb_image {
99 	SVGA3dCmdHeader header;
100 	SVGA3dCmdUpdateGBImage body;
101 };
102 
103 /**
104  * struct vmw_screen_target_display_unit
105  *
106  * @base: VMW specific DU structure
107  * @display_srf: surface to be displayed.  The dimension of this will always
108  *               match the display mode.  If the display mode matches
109  *               content_vfbs dimensions, then this is a pointer into the
110  *               corresponding field in content_vfbs.  If not, then this
111  *               is a separate buffer to which content_vfbs will blit to.
112  * @content_type:  content_fb type
113  * @defined:  true if the current display unit has been initialized
114  */
115 struct vmw_screen_target_display_unit {
116 	struct vmw_display_unit base;
117 	struct vmw_surface *display_srf;
118 	enum stdu_content_type content_fb_type;
119 	s32 display_width, display_height;
120 
121 	bool defined;
122 
123 	/* For CPU Blit */
124 	unsigned int cpp;
125 };
126 
127 
128 
129 static void vmw_stdu_destroy(struct vmw_screen_target_display_unit *stdu);
130 
131 
132 
133 /******************************************************************************
134  * Screen Target Display Unit CRTC Functions
135  *****************************************************************************/
136 
137 
138 /**
139  * vmw_stdu_crtc_destroy - cleans up the STDU
140  *
141  * @crtc: used to get a reference to the containing STDU
142  */
143 static void vmw_stdu_crtc_destroy(struct drm_crtc *crtc)
144 {
145 	vmw_stdu_destroy(vmw_crtc_to_stdu(crtc));
146 }
147 
148 /**
149  * vmw_stdu_define_st - Defines a Screen Target
150  *
151  * @dev_priv:  VMW DRM device
152  * @stdu: display unit to create a Screen Target for
153  * @mode: The mode to set.
154  * @crtc_x: X coordinate of screen target relative to framebuffer origin.
155  * @crtc_y: Y coordinate of screen target relative to framebuffer origin.
156  *
157  * Creates a STDU that we can used later.  This function is called whenever the
158  * framebuffer size changes.
159  *
160  * RETURNs:
161  * 0 on success, error code on failure
162  */
163 static int vmw_stdu_define_st(struct vmw_private *dev_priv,
164 			      struct vmw_screen_target_display_unit *stdu,
165 			      struct drm_display_mode *mode,
166 			      int crtc_x, int crtc_y)
167 {
168 	struct {
169 		SVGA3dCmdHeader header;
170 		SVGA3dCmdDefineGBScreenTarget body;
171 	} *cmd;
172 
173 	cmd = VMW_FIFO_RESERVE(dev_priv, sizeof(*cmd));
174 	if (unlikely(cmd == NULL))
175 		return -ENOMEM;
176 
177 	cmd->header.id   = SVGA_3D_CMD_DEFINE_GB_SCREENTARGET;
178 	cmd->header.size = sizeof(cmd->body);
179 
180 	cmd->body.stid   = stdu->base.unit;
181 	cmd->body.width  = mode->hdisplay;
182 	cmd->body.height = mode->vdisplay;
183 	cmd->body.flags  = (0 == cmd->body.stid) ? SVGA_STFLAG_PRIMARY : 0;
184 	cmd->body.dpi    = 0;
185 	cmd->body.xRoot  = crtc_x;
186 	cmd->body.yRoot  = crtc_y;
187 
188 	stdu->base.set_gui_x = cmd->body.xRoot;
189 	stdu->base.set_gui_y = cmd->body.yRoot;
190 
191 	vmw_fifo_commit(dev_priv, sizeof(*cmd));
192 
193 	stdu->defined = true;
194 	stdu->display_width  = mode->hdisplay;
195 	stdu->display_height = mode->vdisplay;
196 
197 	return 0;
198 }
199 
200 
201 
202 /**
203  * vmw_stdu_bind_st - Binds a surface to a Screen Target
204  *
205  * @dev_priv: VMW DRM device
206  * @stdu: display unit affected
207  * @res: Buffer to bind to the screen target.  Set to NULL to blank screen.
208  *
209  * Binding a surface to a Screen Target the same as flipping
210  */
211 static int vmw_stdu_bind_st(struct vmw_private *dev_priv,
212 			    struct vmw_screen_target_display_unit *stdu,
213 			    const struct vmw_resource *res)
214 {
215 	SVGA3dSurfaceImageId image;
216 
217 	struct {
218 		SVGA3dCmdHeader header;
219 		SVGA3dCmdBindGBScreenTarget body;
220 	} *cmd;
221 
222 
223 	if (!stdu->defined) {
224 		DRM_ERROR("No screen target defined\n");
225 		return -EINVAL;
226 	}
227 
228 	/* Set up image using information in vfb */
229 	memset(&image, 0, sizeof(image));
230 	image.sid = res ? res->id : SVGA3D_INVALID_ID;
231 
232 	cmd = VMW_FIFO_RESERVE(dev_priv, sizeof(*cmd));
233 	if (unlikely(cmd == NULL))
234 		return -ENOMEM;
235 
236 	cmd->header.id   = SVGA_3D_CMD_BIND_GB_SCREENTARGET;
237 	cmd->header.size = sizeof(cmd->body);
238 
239 	cmd->body.stid   = stdu->base.unit;
240 	cmd->body.image  = image;
241 
242 	vmw_fifo_commit(dev_priv, sizeof(*cmd));
243 
244 	return 0;
245 }
246 
247 /**
248  * vmw_stdu_populate_update - populate an UPDATE_GB_SCREENTARGET command with a
249  * bounding box.
250  *
251  * @cmd: Pointer to command stream.
252  * @unit: Screen target unit.
253  * @left: Left side of bounding box.
254  * @right: Right side of bounding box.
255  * @top: Top side of bounding box.
256  * @bottom: Bottom side of bounding box.
257  */
258 static void vmw_stdu_populate_update(void *cmd, int unit,
259 				     s32 left, s32 right, s32 top, s32 bottom)
260 {
261 	struct vmw_stdu_update *update = cmd;
262 
263 	update->header.id   = SVGA_3D_CMD_UPDATE_GB_SCREENTARGET;
264 	update->header.size = sizeof(update->body);
265 
266 	update->body.stid   = unit;
267 	update->body.rect.x = left;
268 	update->body.rect.y = top;
269 	update->body.rect.w = right - left;
270 	update->body.rect.h = bottom - top;
271 }
272 
273 /**
274  * vmw_stdu_update_st - Full update of a Screen Target
275  *
276  * @dev_priv: VMW DRM device
277  * @stdu: display unit affected
278  *
279  * This function needs to be called whenever the content of a screen
280  * target has changed completely. Typically as a result of a backing
281  * surface change.
282  *
283  * RETURNS:
284  * 0 on success, error code on failure
285  */
286 static int vmw_stdu_update_st(struct vmw_private *dev_priv,
287 			      struct vmw_screen_target_display_unit *stdu)
288 {
289 	struct vmw_stdu_update *cmd;
290 
291 	if (!stdu->defined) {
292 		DRM_ERROR("No screen target defined");
293 		return -EINVAL;
294 	}
295 
296 	cmd = VMW_FIFO_RESERVE(dev_priv, sizeof(*cmd));
297 	if (unlikely(cmd == NULL))
298 		return -ENOMEM;
299 
300 	vmw_stdu_populate_update(cmd, stdu->base.unit,
301 				 0, stdu->display_width,
302 				 0, stdu->display_height);
303 
304 	vmw_fifo_commit(dev_priv, sizeof(*cmd));
305 
306 	return 0;
307 }
308 
309 
310 
311 /**
312  * vmw_stdu_destroy_st - Destroy a Screen Target
313  *
314  * @dev_priv:  VMW DRM device
315  * @stdu: display unit to destroy
316  */
317 static int vmw_stdu_destroy_st(struct vmw_private *dev_priv,
318 			       struct vmw_screen_target_display_unit *stdu)
319 {
320 	int    ret;
321 
322 	struct {
323 		SVGA3dCmdHeader header;
324 		SVGA3dCmdDestroyGBScreenTarget body;
325 	} *cmd;
326 
327 
328 	/* Nothing to do if not successfully defined */
329 	if (unlikely(!stdu->defined))
330 		return 0;
331 
332 	cmd = VMW_FIFO_RESERVE(dev_priv, sizeof(*cmd));
333 	if (unlikely(cmd == NULL))
334 		return -ENOMEM;
335 
336 	cmd->header.id   = SVGA_3D_CMD_DESTROY_GB_SCREENTARGET;
337 	cmd->header.size = sizeof(cmd->body);
338 
339 	cmd->body.stid   = stdu->base.unit;
340 
341 	vmw_fifo_commit(dev_priv, sizeof(*cmd));
342 
343 	/* Force sync */
344 	ret = vmw_fallback_wait(dev_priv, false, true, 0, false, 3*HZ);
345 	if (unlikely(ret != 0))
346 		DRM_ERROR("Failed to sync with HW");
347 
348 	stdu->defined = false;
349 	stdu->display_width  = 0;
350 	stdu->display_height = 0;
351 
352 	return ret;
353 }
354 
355 
356 /**
357  * vmw_stdu_crtc_mode_set_nofb - Updates screen target size
358  *
359  * @crtc: CRTC associated with the screen target
360  *
361  * This function defines/destroys a screen target
362  *
363  */
364 static void vmw_stdu_crtc_mode_set_nofb(struct drm_crtc *crtc)
365 {
366 	struct vmw_private *dev_priv;
367 	struct vmw_screen_target_display_unit *stdu;
368 	struct drm_connector_state *conn_state;
369 	struct vmw_connector_state *vmw_conn_state;
370 	int x, y, ret;
371 
372 	stdu = vmw_crtc_to_stdu(crtc);
373 	dev_priv = vmw_priv(crtc->dev);
374 	conn_state = stdu->base.connector.state;
375 	vmw_conn_state = vmw_connector_state_to_vcs(conn_state);
376 
377 	if (stdu->defined) {
378 		ret = vmw_stdu_bind_st(dev_priv, stdu, NULL);
379 		if (ret)
380 			DRM_ERROR("Failed to blank CRTC\n");
381 
382 		(void) vmw_stdu_update_st(dev_priv, stdu);
383 
384 		ret = vmw_stdu_destroy_st(dev_priv, stdu);
385 		if (ret)
386 			DRM_ERROR("Failed to destroy Screen Target\n");
387 
388 		stdu->content_fb_type = SAME_AS_DISPLAY;
389 	}
390 
391 	if (!crtc->state->enable)
392 		return;
393 
394 	x = vmw_conn_state->gui_x;
395 	y = vmw_conn_state->gui_y;
396 
397 	vmw_svga_enable(dev_priv);
398 	ret = vmw_stdu_define_st(dev_priv, stdu, &crtc->mode, x, y);
399 
400 	if (ret)
401 		DRM_ERROR("Failed to define Screen Target of size %dx%d\n",
402 			  crtc->x, crtc->y);
403 }
404 
405 
406 static void vmw_stdu_crtc_helper_prepare(struct drm_crtc *crtc)
407 {
408 }
409 
410 static void vmw_stdu_crtc_atomic_enable(struct drm_crtc *crtc,
411 					struct drm_crtc_state *old_state)
412 {
413 }
414 
415 static void vmw_stdu_crtc_atomic_disable(struct drm_crtc *crtc,
416 					 struct drm_crtc_state *old_state)
417 {
418 	struct vmw_private *dev_priv;
419 	struct vmw_screen_target_display_unit *stdu;
420 	int ret;
421 
422 
423 	if (!crtc) {
424 		DRM_ERROR("CRTC is NULL\n");
425 		return;
426 	}
427 
428 	stdu     = vmw_crtc_to_stdu(crtc);
429 	dev_priv = vmw_priv(crtc->dev);
430 
431 	if (stdu->defined) {
432 		ret = vmw_stdu_bind_st(dev_priv, stdu, NULL);
433 		if (ret)
434 			DRM_ERROR("Failed to blank CRTC\n");
435 
436 		(void) vmw_stdu_update_st(dev_priv, stdu);
437 
438 		ret = vmw_stdu_destroy_st(dev_priv, stdu);
439 		if (ret)
440 			DRM_ERROR("Failed to destroy Screen Target\n");
441 
442 		stdu->content_fb_type = SAME_AS_DISPLAY;
443 	}
444 }
445 
446 /**
447  * vmw_stdu_bo_clip - Callback to encode a suface DMA command cliprect
448  *
449  * @dirty: The closure structure.
450  *
451  * Encodes a surface DMA command cliprect and updates the bounding box
452  * for the DMA.
453  */
454 static void vmw_stdu_bo_clip(struct vmw_kms_dirty *dirty)
455 {
456 	struct vmw_stdu_dirty *ddirty =
457 		container_of(dirty, struct vmw_stdu_dirty, base);
458 	struct vmw_stdu_dma *cmd = dirty->cmd;
459 	struct SVGA3dCopyBox *blit = (struct SVGA3dCopyBox *) &cmd[1];
460 
461 	blit += dirty->num_hits;
462 	blit->srcx = dirty->fb_x;
463 	blit->srcy = dirty->fb_y;
464 	blit->x = dirty->unit_x1;
465 	blit->y = dirty->unit_y1;
466 	blit->d = 1;
467 	blit->w = dirty->unit_x2 - dirty->unit_x1;
468 	blit->h = dirty->unit_y2 - dirty->unit_y1;
469 	dirty->num_hits++;
470 
471 	if (ddirty->transfer != SVGA3D_WRITE_HOST_VRAM)
472 		return;
473 
474 	/* Destination bounding box */
475 	ddirty->left = min_t(s32, ddirty->left, dirty->unit_x1);
476 	ddirty->top = min_t(s32, ddirty->top, dirty->unit_y1);
477 	ddirty->right = max_t(s32, ddirty->right, dirty->unit_x2);
478 	ddirty->bottom = max_t(s32, ddirty->bottom, dirty->unit_y2);
479 }
480 
481 /**
482  * vmw_stdu_bo_fifo_commit - Callback to fill in and submit a DMA command.
483  *
484  * @dirty: The closure structure.
485  *
486  * Fills in the missing fields in a DMA command, and optionally encodes
487  * a screen target update command, depending on transfer direction.
488  */
489 static void vmw_stdu_bo_fifo_commit(struct vmw_kms_dirty *dirty)
490 {
491 	struct vmw_stdu_dirty *ddirty =
492 		container_of(dirty, struct vmw_stdu_dirty, base);
493 	struct vmw_screen_target_display_unit *stdu =
494 		container_of(dirty->unit, typeof(*stdu), base);
495 	struct vmw_stdu_dma *cmd = dirty->cmd;
496 	struct SVGA3dCopyBox *blit = (struct SVGA3dCopyBox *) &cmd[1];
497 	SVGA3dCmdSurfaceDMASuffix *suffix =
498 		(SVGA3dCmdSurfaceDMASuffix *) &blit[dirty->num_hits];
499 	size_t blit_size = sizeof(*blit) * dirty->num_hits + sizeof(*suffix);
500 
501 	if (!dirty->num_hits) {
502 		vmw_fifo_commit(dirty->dev_priv, 0);
503 		return;
504 	}
505 
506 	cmd->header.id = SVGA_3D_CMD_SURFACE_DMA;
507 	cmd->header.size = sizeof(cmd->body) + blit_size;
508 	vmw_bo_get_guest_ptr(&ddirty->buf->base, &cmd->body.guest.ptr);
509 	cmd->body.guest.pitch = ddirty->pitch;
510 	cmd->body.host.sid = stdu->display_srf->res.id;
511 	cmd->body.host.face = 0;
512 	cmd->body.host.mipmap = 0;
513 	cmd->body.transfer = ddirty->transfer;
514 	suffix->suffixSize = sizeof(*suffix);
515 	suffix->maximumOffset = ddirty->buf->base.num_pages * PAGE_SIZE;
516 
517 	if (ddirty->transfer == SVGA3D_WRITE_HOST_VRAM) {
518 		blit_size += sizeof(struct vmw_stdu_update);
519 
520 		vmw_stdu_populate_update(&suffix[1], stdu->base.unit,
521 					 ddirty->left, ddirty->right,
522 					 ddirty->top, ddirty->bottom);
523 	}
524 
525 	vmw_fifo_commit(dirty->dev_priv, sizeof(*cmd) + blit_size);
526 
527 	stdu->display_srf->res.res_dirty = true;
528 	ddirty->left = ddirty->top = S32_MAX;
529 	ddirty->right = ddirty->bottom = S32_MIN;
530 }
531 
532 
533 /**
534  * vmw_stdu_bo_cpu_clip - Callback to encode a CPU blit
535  *
536  * @dirty: The closure structure.
537  *
538  * This function calculates the bounding box for all the incoming clips.
539  */
540 static void vmw_stdu_bo_cpu_clip(struct vmw_kms_dirty *dirty)
541 {
542 	struct vmw_stdu_dirty *ddirty =
543 		container_of(dirty, struct vmw_stdu_dirty, base);
544 
545 	dirty->num_hits = 1;
546 
547 	/* Calculate destination bounding box */
548 	ddirty->left = min_t(s32, ddirty->left, dirty->unit_x1);
549 	ddirty->top = min_t(s32, ddirty->top, dirty->unit_y1);
550 	ddirty->right = max_t(s32, ddirty->right, dirty->unit_x2);
551 	ddirty->bottom = max_t(s32, ddirty->bottom, dirty->unit_y2);
552 
553 	/*
554 	 * Calculate content bounding box.  We only need the top-left
555 	 * coordinate because width and height will be the same as the
556 	 * destination bounding box above
557 	 */
558 	ddirty->fb_left = min_t(s32, ddirty->fb_left, dirty->fb_x);
559 	ddirty->fb_top  = min_t(s32, ddirty->fb_top, dirty->fb_y);
560 }
561 
562 
563 /**
564  * vmw_stdu_bo_cpu_commit - Callback to do a CPU blit from buffer object
565  *
566  * @dirty: The closure structure.
567  *
568  * For the special case when we cannot create a proxy surface in a
569  * 2D VM, we have to do a CPU blit ourselves.
570  */
571 static void vmw_stdu_bo_cpu_commit(struct vmw_kms_dirty *dirty)
572 {
573 	struct vmw_stdu_dirty *ddirty =
574 		container_of(dirty, struct vmw_stdu_dirty, base);
575 	struct vmw_screen_target_display_unit *stdu =
576 		container_of(dirty->unit, typeof(*stdu), base);
577 	s32 width, height;
578 	s32 src_pitch, dst_pitch;
579 	struct ttm_buffer_object *src_bo, *dst_bo;
580 	u32 src_offset, dst_offset;
581 	struct vmw_diff_cpy diff = VMW_CPU_BLIT_DIFF_INITIALIZER(stdu->cpp);
582 
583 	if (!dirty->num_hits)
584 		return;
585 
586 	width = ddirty->right - ddirty->left;
587 	height = ddirty->bottom - ddirty->top;
588 
589 	if (width == 0 || height == 0)
590 		return;
591 
592 	/* Assume we are blitting from Guest (bo) to Host (display_srf) */
593 	dst_pitch = stdu->display_srf->metadata.base_size.width * stdu->cpp;
594 	dst_bo = &stdu->display_srf->res.backup->base;
595 	dst_offset = ddirty->top * dst_pitch + ddirty->left * stdu->cpp;
596 
597 	src_pitch = ddirty->pitch;
598 	src_bo = &ddirty->buf->base;
599 	src_offset = ddirty->fb_top * src_pitch + ddirty->fb_left * stdu->cpp;
600 
601 	/* Swap src and dst if the assumption was wrong. */
602 	if (ddirty->transfer != SVGA3D_WRITE_HOST_VRAM) {
603 		swap(dst_pitch, src_pitch);
604 		swap(dst_bo, src_bo);
605 		swap(src_offset, dst_offset);
606 	}
607 
608 	(void) vmw_bo_cpu_blit(dst_bo, dst_offset, dst_pitch,
609 			       src_bo, src_offset, src_pitch,
610 			       width * stdu->cpp, height, &diff);
611 
612 	if (ddirty->transfer == SVGA3D_WRITE_HOST_VRAM &&
613 	    drm_rect_visible(&diff.rect)) {
614 		struct vmw_private *dev_priv;
615 		struct vmw_stdu_update *cmd;
616 		struct drm_clip_rect region;
617 		int ret;
618 
619 		/* We are updating the actual surface, not a proxy */
620 		region.x1 = diff.rect.x1;
621 		region.x2 = diff.rect.x2;
622 		region.y1 = diff.rect.y1;
623 		region.y2 = diff.rect.y2;
624 		ret = vmw_kms_update_proxy(&stdu->display_srf->res, &region,
625 					   1, 1);
626 		if (ret)
627 			goto out_cleanup;
628 
629 
630 		dev_priv = vmw_priv(stdu->base.crtc.dev);
631 		cmd = VMW_FIFO_RESERVE(dev_priv, sizeof(*cmd));
632 		if (!cmd)
633 			goto out_cleanup;
634 
635 		vmw_stdu_populate_update(cmd, stdu->base.unit,
636 					 region.x1, region.x2,
637 					 region.y1, region.y2);
638 
639 		vmw_fifo_commit(dev_priv, sizeof(*cmd));
640 	}
641 
642 out_cleanup:
643 	ddirty->left = ddirty->top = ddirty->fb_left = ddirty->fb_top = S32_MAX;
644 	ddirty->right = ddirty->bottom = S32_MIN;
645 }
646 
647 /**
648  * vmw_kms_stdu_dma - Perform a DMA transfer between a buffer-object backed
649  * framebuffer and the screen target system.
650  *
651  * @dev_priv: Pointer to the device private structure.
652  * @file_priv: Pointer to a struct drm-file identifying the caller. May be
653  * set to NULL, but then @user_fence_rep must also be set to NULL.
654  * @vfb: Pointer to the buffer-object backed framebuffer.
655  * @clips: Array of clip rects. Either @clips or @vclips must be NULL.
656  * @vclips: Alternate array of clip rects. Either @clips or @vclips must
657  * be NULL.
658  * @num_clips: Number of clip rects in @clips or @vclips.
659  * @increment: Increment to use when looping over @clips or @vclips.
660  * @to_surface: Whether to DMA to the screen target system as opposed to
661  * from the screen target system.
662  * @interruptible: Whether to perform waits interruptible if possible.
663  * @crtc: If crtc is passed, perform stdu dma on that crtc only.
664  *
665  * If DMA-ing till the screen target system, the function will also notify
666  * the screen target system that a bounding box of the cliprects has been
667  * updated.
668  * Returns 0 on success, negative error code on failure. -ERESTARTSYS if
669  * interrupted.
670  */
671 int vmw_kms_stdu_dma(struct vmw_private *dev_priv,
672 		     struct drm_file *file_priv,
673 		     struct vmw_framebuffer *vfb,
674 		     struct drm_vmw_fence_rep __user *user_fence_rep,
675 		     struct drm_clip_rect *clips,
676 		     struct drm_vmw_rect *vclips,
677 		     uint32_t num_clips,
678 		     int increment,
679 		     bool to_surface,
680 		     bool interruptible,
681 		     struct drm_crtc *crtc)
682 {
683 	struct vmw_buffer_object *buf =
684 		container_of(vfb, struct vmw_framebuffer_bo, base)->buffer;
685 	struct vmw_stdu_dirty ddirty;
686 	int ret;
687 	bool cpu_blit = !(dev_priv->capabilities & SVGA_CAP_3D);
688 	DECLARE_VAL_CONTEXT(val_ctx, NULL, 0);
689 
690 	/*
691 	 * VMs without 3D support don't have the surface DMA command and
692 	 * we'll be using a CPU blit, and the framebuffer should be moved out
693 	 * of VRAM.
694 	 */
695 	ret = vmw_validation_add_bo(&val_ctx, buf, false, cpu_blit);
696 	if (ret)
697 		return ret;
698 
699 	ret = vmw_validation_prepare(&val_ctx, NULL, interruptible);
700 	if (ret)
701 		goto out_unref;
702 
703 	ddirty.transfer = (to_surface) ? SVGA3D_WRITE_HOST_VRAM :
704 		SVGA3D_READ_HOST_VRAM;
705 	ddirty.left = ddirty.top = S32_MAX;
706 	ddirty.right = ddirty.bottom = S32_MIN;
707 	ddirty.fb_left = ddirty.fb_top = S32_MAX;
708 	ddirty.pitch = vfb->base.pitches[0];
709 	ddirty.buf = buf;
710 	ddirty.base.fifo_commit = vmw_stdu_bo_fifo_commit;
711 	ddirty.base.clip = vmw_stdu_bo_clip;
712 	ddirty.base.fifo_reserve_size = sizeof(struct vmw_stdu_dma) +
713 		num_clips * sizeof(SVGA3dCopyBox) +
714 		sizeof(SVGA3dCmdSurfaceDMASuffix);
715 	if (to_surface)
716 		ddirty.base.fifo_reserve_size += sizeof(struct vmw_stdu_update);
717 
718 
719 	if (cpu_blit) {
720 		ddirty.base.fifo_commit = vmw_stdu_bo_cpu_commit;
721 		ddirty.base.clip = vmw_stdu_bo_cpu_clip;
722 		ddirty.base.fifo_reserve_size = 0;
723 	}
724 
725 	ddirty.base.crtc = crtc;
726 
727 	ret = vmw_kms_helper_dirty(dev_priv, vfb, clips, vclips,
728 				   0, 0, num_clips, increment, &ddirty.base);
729 
730 	vmw_kms_helper_validation_finish(dev_priv, file_priv, &val_ctx, NULL,
731 					 user_fence_rep);
732 	return ret;
733 
734 out_unref:
735 	vmw_validation_unref_lists(&val_ctx);
736 	return ret;
737 }
738 
739 /**
740  * vmw_stdu_surface_clip - Callback to encode a surface copy command cliprect
741  *
742  * @dirty: The closure structure.
743  *
744  * Encodes a surface copy command cliprect and updates the bounding box
745  * for the copy.
746  */
747 static void vmw_kms_stdu_surface_clip(struct vmw_kms_dirty *dirty)
748 {
749 	struct vmw_stdu_dirty *sdirty =
750 		container_of(dirty, struct vmw_stdu_dirty, base);
751 	struct vmw_stdu_surface_copy *cmd = dirty->cmd;
752 	struct vmw_screen_target_display_unit *stdu =
753 		container_of(dirty->unit, typeof(*stdu), base);
754 
755 	if (sdirty->sid != stdu->display_srf->res.id) {
756 		struct SVGA3dCopyBox *blit = (struct SVGA3dCopyBox *) &cmd[1];
757 
758 		blit += dirty->num_hits;
759 		blit->srcx = dirty->fb_x;
760 		blit->srcy = dirty->fb_y;
761 		blit->x = dirty->unit_x1;
762 		blit->y = dirty->unit_y1;
763 		blit->d = 1;
764 		blit->w = dirty->unit_x2 - dirty->unit_x1;
765 		blit->h = dirty->unit_y2 - dirty->unit_y1;
766 	}
767 
768 	dirty->num_hits++;
769 
770 	/* Destination bounding box */
771 	sdirty->left = min_t(s32, sdirty->left, dirty->unit_x1);
772 	sdirty->top = min_t(s32, sdirty->top, dirty->unit_y1);
773 	sdirty->right = max_t(s32, sdirty->right, dirty->unit_x2);
774 	sdirty->bottom = max_t(s32, sdirty->bottom, dirty->unit_y2);
775 }
776 
777 /**
778  * vmw_stdu_surface_fifo_commit - Callback to fill in and submit a surface
779  * copy command.
780  *
781  * @dirty: The closure structure.
782  *
783  * Fills in the missing fields in a surface copy command, and encodes a screen
784  * target update command.
785  */
786 static void vmw_kms_stdu_surface_fifo_commit(struct vmw_kms_dirty *dirty)
787 {
788 	struct vmw_stdu_dirty *sdirty =
789 		container_of(dirty, struct vmw_stdu_dirty, base);
790 	struct vmw_screen_target_display_unit *stdu =
791 		container_of(dirty->unit, typeof(*stdu), base);
792 	struct vmw_stdu_surface_copy *cmd = dirty->cmd;
793 	struct vmw_stdu_update *update;
794 	size_t blit_size = sizeof(SVGA3dCopyBox) * dirty->num_hits;
795 	size_t commit_size;
796 
797 	if (!dirty->num_hits) {
798 		vmw_fifo_commit(dirty->dev_priv, 0);
799 		return;
800 	}
801 
802 	if (sdirty->sid != stdu->display_srf->res.id) {
803 		struct SVGA3dCopyBox *blit = (struct SVGA3dCopyBox *) &cmd[1];
804 
805 		cmd->header.id = SVGA_3D_CMD_SURFACE_COPY;
806 		cmd->header.size = sizeof(cmd->body) + blit_size;
807 		cmd->body.src.sid = sdirty->sid;
808 		cmd->body.dest.sid = stdu->display_srf->res.id;
809 		update = (struct vmw_stdu_update *) &blit[dirty->num_hits];
810 		commit_size = sizeof(*cmd) + blit_size + sizeof(*update);
811 		stdu->display_srf->res.res_dirty = true;
812 	} else {
813 		update = dirty->cmd;
814 		commit_size = sizeof(*update);
815 	}
816 
817 	vmw_stdu_populate_update(update, stdu->base.unit, sdirty->left,
818 				 sdirty->right, sdirty->top, sdirty->bottom);
819 
820 	vmw_fifo_commit(dirty->dev_priv, commit_size);
821 
822 	sdirty->left = sdirty->top = S32_MAX;
823 	sdirty->right = sdirty->bottom = S32_MIN;
824 }
825 
826 /**
827  * vmw_kms_stdu_surface_dirty - Dirty part of a surface backed framebuffer
828  *
829  * @dev_priv: Pointer to the device private structure.
830  * @framebuffer: Pointer to the surface-buffer backed framebuffer.
831  * @clips: Array of clip rects. Either @clips or @vclips must be NULL.
832  * @vclips: Alternate array of clip rects. Either @clips or @vclips must
833  * be NULL.
834  * @srf: Pointer to surface to blit from. If NULL, the surface attached
835  * to @framebuffer will be used.
836  * @dest_x: X coordinate offset to align @srf with framebuffer coordinates.
837  * @dest_y: Y coordinate offset to align @srf with framebuffer coordinates.
838  * @num_clips: Number of clip rects in @clips.
839  * @inc: Increment to use when looping over @clips.
840  * @out_fence: If non-NULL, will return a ref-counted pointer to a
841  * struct vmw_fence_obj. The returned fence pointer may be NULL in which
842  * case the device has already synchronized.
843  * @crtc: If crtc is passed, perform surface dirty on that crtc only.
844  *
845  * Returns 0 on success, negative error code on failure. -ERESTARTSYS if
846  * interrupted.
847  */
848 int vmw_kms_stdu_surface_dirty(struct vmw_private *dev_priv,
849 			       struct vmw_framebuffer *framebuffer,
850 			       struct drm_clip_rect *clips,
851 			       struct drm_vmw_rect *vclips,
852 			       struct vmw_resource *srf,
853 			       s32 dest_x,
854 			       s32 dest_y,
855 			       unsigned num_clips, int inc,
856 			       struct vmw_fence_obj **out_fence,
857 			       struct drm_crtc *crtc)
858 {
859 	struct vmw_framebuffer_surface *vfbs =
860 		container_of(framebuffer, typeof(*vfbs), base);
861 	struct vmw_stdu_dirty sdirty;
862 	DECLARE_VAL_CONTEXT(val_ctx, NULL, 0);
863 	int ret;
864 
865 	if (!srf)
866 		srf = &vfbs->surface->res;
867 
868 	ret = vmw_validation_add_resource(&val_ctx, srf, 0, VMW_RES_DIRTY_NONE,
869 					  NULL, NULL);
870 	if (ret)
871 		return ret;
872 
873 	ret = vmw_validation_prepare(&val_ctx, &dev_priv->cmdbuf_mutex, true);
874 	if (ret)
875 		goto out_unref;
876 
877 	if (vfbs->is_bo_proxy) {
878 		ret = vmw_kms_update_proxy(srf, clips, num_clips, inc);
879 		if (ret)
880 			goto out_finish;
881 	}
882 
883 	sdirty.base.fifo_commit = vmw_kms_stdu_surface_fifo_commit;
884 	sdirty.base.clip = vmw_kms_stdu_surface_clip;
885 	sdirty.base.fifo_reserve_size = sizeof(struct vmw_stdu_surface_copy) +
886 		sizeof(SVGA3dCopyBox) * num_clips +
887 		sizeof(struct vmw_stdu_update);
888 	sdirty.base.crtc = crtc;
889 	sdirty.sid = srf->id;
890 	sdirty.left = sdirty.top = S32_MAX;
891 	sdirty.right = sdirty.bottom = S32_MIN;
892 
893 	ret = vmw_kms_helper_dirty(dev_priv, framebuffer, clips, vclips,
894 				   dest_x, dest_y, num_clips, inc,
895 				   &sdirty.base);
896 out_finish:
897 	vmw_kms_helper_validation_finish(dev_priv, NULL, &val_ctx, out_fence,
898 					 NULL);
899 
900 	return ret;
901 
902 out_unref:
903 	vmw_validation_unref_lists(&val_ctx);
904 	return ret;
905 }
906 
907 
908 /*
909  *  Screen Target CRTC dispatch table
910  */
911 static const struct drm_crtc_funcs vmw_stdu_crtc_funcs = {
912 	.gamma_set = vmw_du_crtc_gamma_set,
913 	.destroy = vmw_stdu_crtc_destroy,
914 	.reset = vmw_du_crtc_reset,
915 	.atomic_duplicate_state = vmw_du_crtc_duplicate_state,
916 	.atomic_destroy_state = vmw_du_crtc_destroy_state,
917 	.set_config = drm_atomic_helper_set_config,
918 	.page_flip = drm_atomic_helper_page_flip,
919 	.get_vblank_counter = vmw_get_vblank_counter,
920 	.enable_vblank = vmw_enable_vblank,
921 	.disable_vblank = vmw_disable_vblank,
922 };
923 
924 
925 
926 /******************************************************************************
927  * Screen Target Display Unit Encoder Functions
928  *****************************************************************************/
929 
930 /**
931  * vmw_stdu_encoder_destroy - cleans up the STDU
932  *
933  * @encoder: used the get the containing STDU
934  *
935  * vmwgfx cleans up crtc/encoder/connector all at the same time so technically
936  * this can be a no-op.  Nevertheless, it doesn't hurt of have this in case
937  * the common KMS code changes and somehow vmw_stdu_crtc_destroy() doesn't
938  * get called.
939  */
940 static void vmw_stdu_encoder_destroy(struct drm_encoder *encoder)
941 {
942 	vmw_stdu_destroy(vmw_encoder_to_stdu(encoder));
943 }
944 
945 static const struct drm_encoder_funcs vmw_stdu_encoder_funcs = {
946 	.destroy = vmw_stdu_encoder_destroy,
947 };
948 
949 
950 
951 /******************************************************************************
952  * Screen Target Display Unit Connector Functions
953  *****************************************************************************/
954 
955 /**
956  * vmw_stdu_connector_destroy - cleans up the STDU
957  *
958  * @connector: used to get the containing STDU
959  *
960  * vmwgfx cleans up crtc/encoder/connector all at the same time so technically
961  * this can be a no-op.  Nevertheless, it doesn't hurt of have this in case
962  * the common KMS code changes and somehow vmw_stdu_crtc_destroy() doesn't
963  * get called.
964  */
965 static void vmw_stdu_connector_destroy(struct drm_connector *connector)
966 {
967 	vmw_stdu_destroy(vmw_connector_to_stdu(connector));
968 }
969 
970 
971 
972 static const struct drm_connector_funcs vmw_stdu_connector_funcs = {
973 	.dpms = vmw_du_connector_dpms,
974 	.detect = vmw_du_connector_detect,
975 	.fill_modes = vmw_du_connector_fill_modes,
976 	.destroy = vmw_stdu_connector_destroy,
977 	.reset = vmw_du_connector_reset,
978 	.atomic_duplicate_state = vmw_du_connector_duplicate_state,
979 	.atomic_destroy_state = vmw_du_connector_destroy_state,
980 };
981 
982 
983 static const struct
984 drm_connector_helper_funcs vmw_stdu_connector_helper_funcs = {
985 };
986 
987 
988 
989 /******************************************************************************
990  * Screen Target Display Plane Functions
991  *****************************************************************************/
992 
993 
994 
995 /**
996  * vmw_stdu_primary_plane_cleanup_fb - Unpins the display surface
997  *
998  * @plane:  display plane
999  * @old_state: Contains the FB to clean up
1000  *
1001  * Unpins the display surface
1002  *
1003  * Returns 0 on success
1004  */
1005 static void
1006 vmw_stdu_primary_plane_cleanup_fb(struct drm_plane *plane,
1007 				  struct drm_plane_state *old_state)
1008 {
1009 	struct vmw_plane_state *vps = vmw_plane_state_to_vps(old_state);
1010 
1011 	if (vps->surf)
1012 		WARN_ON(!vps->pinned);
1013 
1014 	vmw_du_plane_cleanup_fb(plane, old_state);
1015 
1016 	vps->content_fb_type = SAME_AS_DISPLAY;
1017 	vps->cpp = 0;
1018 }
1019 
1020 
1021 
1022 /**
1023  * vmw_stdu_primary_plane_prepare_fb - Readies the display surface
1024  *
1025  * @plane:  display plane
1026  * @new_state: info on the new plane state, including the FB
1027  *
1028  * This function allocates a new display surface if the content is
1029  * backed by a buffer object.  The display surface is pinned here, and it'll
1030  * be unpinned in .cleanup_fb()
1031  *
1032  * Returns 0 on success
1033  */
1034 static int
1035 vmw_stdu_primary_plane_prepare_fb(struct drm_plane *plane,
1036 				  struct drm_plane_state *new_state)
1037 {
1038 	struct vmw_private *dev_priv = vmw_priv(plane->dev);
1039 	struct drm_framebuffer *new_fb = new_state->fb;
1040 	struct vmw_framebuffer *vfb;
1041 	struct vmw_plane_state *vps = vmw_plane_state_to_vps(new_state);
1042 	enum stdu_content_type new_content_type;
1043 	struct vmw_framebuffer_surface *new_vfbs;
1044 	uint32_t hdisplay = new_state->crtc_w, vdisplay = new_state->crtc_h;
1045 	int ret;
1046 
1047 	/* No FB to prepare */
1048 	if (!new_fb) {
1049 		if (vps->surf) {
1050 			WARN_ON(vps->pinned != 0);
1051 			vmw_surface_unreference(&vps->surf);
1052 		}
1053 
1054 		return 0;
1055 	}
1056 
1057 	vfb = vmw_framebuffer_to_vfb(new_fb);
1058 	new_vfbs = (vfb->bo) ? NULL : vmw_framebuffer_to_vfbs(new_fb);
1059 
1060 	if (new_vfbs &&
1061 	    new_vfbs->surface->metadata.base_size.width == hdisplay &&
1062 	    new_vfbs->surface->metadata.base_size.height == vdisplay)
1063 		new_content_type = SAME_AS_DISPLAY;
1064 	else if (vfb->bo)
1065 		new_content_type = SEPARATE_BO;
1066 	else
1067 		new_content_type = SEPARATE_SURFACE;
1068 
1069 	if (new_content_type != SAME_AS_DISPLAY) {
1070 		struct vmw_surface_metadata metadata = {0};
1071 
1072 		/*
1073 		 * If content buffer is a buffer object, then we have to
1074 		 * construct surface info
1075 		 */
1076 		if (new_content_type == SEPARATE_BO) {
1077 
1078 			switch (new_fb->format->cpp[0]*8) {
1079 			case 32:
1080 				metadata.format = SVGA3D_X8R8G8B8;
1081 				break;
1082 
1083 			case 16:
1084 				metadata.format = SVGA3D_R5G6B5;
1085 				break;
1086 
1087 			case 8:
1088 				metadata.format = SVGA3D_P8;
1089 				break;
1090 
1091 			default:
1092 				DRM_ERROR("Invalid format\n");
1093 				return -EINVAL;
1094 			}
1095 
1096 			metadata.mip_levels[0] = 1;
1097 			metadata.num_sizes = 1;
1098 			metadata.scanout = true;
1099 		} else {
1100 			metadata = new_vfbs->surface->metadata;
1101 		}
1102 
1103 		metadata.base_size.width = hdisplay;
1104 		metadata.base_size.height = vdisplay;
1105 		metadata.base_size.depth = 1;
1106 
1107 		if (vps->surf) {
1108 			struct drm_vmw_size cur_base_size =
1109 				vps->surf->metadata.base_size;
1110 
1111 			if (cur_base_size.width != metadata.base_size.width ||
1112 			    cur_base_size.height != metadata.base_size.height ||
1113 			    vps->surf->metadata.format != metadata.format) {
1114 				WARN_ON(vps->pinned != 0);
1115 				vmw_surface_unreference(&vps->surf);
1116 			}
1117 
1118 		}
1119 
1120 		if (!vps->surf) {
1121 			ret = vmw_gb_surface_define(dev_priv, 0, &metadata,
1122 						    &vps->surf);
1123 			if (ret != 0) {
1124 				DRM_ERROR("Couldn't allocate STDU surface.\n");
1125 				return ret;
1126 			}
1127 		}
1128 	} else {
1129 		/*
1130 		 * prepare_fb and clean_fb should only take care of pinning
1131 		 * and unpinning.  References are tracked by state objects.
1132 		 * The only time we add a reference in prepare_fb is if the
1133 		 * state object doesn't have a reference to begin with
1134 		 */
1135 		if (vps->surf) {
1136 			WARN_ON(vps->pinned != 0);
1137 			vmw_surface_unreference(&vps->surf);
1138 		}
1139 
1140 		vps->surf = vmw_surface_reference(new_vfbs->surface);
1141 	}
1142 
1143 	if (vps->surf) {
1144 
1145 		/* Pin new surface before flipping */
1146 		ret = vmw_resource_pin(&vps->surf->res, false);
1147 		if (ret)
1148 			goto out_srf_unref;
1149 
1150 		vps->pinned++;
1151 	}
1152 
1153 	vps->content_fb_type = new_content_type;
1154 
1155 	/*
1156 	 * This should only happen if the buffer object is too large to create a
1157 	 * proxy surface for.
1158 	 * If we are a 2D VM with a buffer object then we have to use CPU blit
1159 	 * so cache these mappings
1160 	 */
1161 	if (vps->content_fb_type == SEPARATE_BO &&
1162 	    !(dev_priv->capabilities & SVGA_CAP_3D))
1163 		vps->cpp = new_fb->pitches[0] / new_fb->width;
1164 
1165 	return 0;
1166 
1167 out_srf_unref:
1168 	vmw_surface_unreference(&vps->surf);
1169 	return ret;
1170 }
1171 
1172 static uint32_t vmw_stdu_bo_fifo_size(struct vmw_du_update_plane *update,
1173 				      uint32_t num_hits)
1174 {
1175 	return sizeof(struct vmw_stdu_dma) + sizeof(SVGA3dCopyBox) * num_hits +
1176 		sizeof(SVGA3dCmdSurfaceDMASuffix) +
1177 		sizeof(struct vmw_stdu_update);
1178 }
1179 
1180 static uint32_t vmw_stdu_bo_fifo_size_cpu(struct vmw_du_update_plane *update,
1181 					  uint32_t num_hits)
1182 {
1183 	return sizeof(struct vmw_stdu_update_gb_image) +
1184 		sizeof(struct vmw_stdu_update);
1185 }
1186 
1187 static uint32_t vmw_stdu_bo_populate_dma(struct vmw_du_update_plane  *update,
1188 					 void *cmd, uint32_t num_hits)
1189 {
1190 	struct vmw_screen_target_display_unit *stdu;
1191 	struct vmw_framebuffer_bo *vfbbo;
1192 	struct vmw_stdu_dma *cmd_dma = cmd;
1193 
1194 	stdu = container_of(update->du, typeof(*stdu), base);
1195 	vfbbo = container_of(update->vfb, typeof(*vfbbo), base);
1196 
1197 	cmd_dma->header.id = SVGA_3D_CMD_SURFACE_DMA;
1198 	cmd_dma->header.size = sizeof(cmd_dma->body) +
1199 		sizeof(struct SVGA3dCopyBox) * num_hits +
1200 		sizeof(SVGA3dCmdSurfaceDMASuffix);
1201 	vmw_bo_get_guest_ptr(&vfbbo->buffer->base, &cmd_dma->body.guest.ptr);
1202 	cmd_dma->body.guest.pitch = update->vfb->base.pitches[0];
1203 	cmd_dma->body.host.sid = stdu->display_srf->res.id;
1204 	cmd_dma->body.host.face = 0;
1205 	cmd_dma->body.host.mipmap = 0;
1206 	cmd_dma->body.transfer = SVGA3D_WRITE_HOST_VRAM;
1207 
1208 	return sizeof(*cmd_dma);
1209 }
1210 
1211 static uint32_t vmw_stdu_bo_populate_clip(struct vmw_du_update_plane  *update,
1212 					  void *cmd, struct drm_rect *clip,
1213 					  uint32_t fb_x, uint32_t fb_y)
1214 {
1215 	struct SVGA3dCopyBox *box = cmd;
1216 
1217 	box->srcx = fb_x;
1218 	box->srcy = fb_y;
1219 	box->srcz = 0;
1220 	box->x = clip->x1;
1221 	box->y = clip->y1;
1222 	box->z = 0;
1223 	box->w = drm_rect_width(clip);
1224 	box->h = drm_rect_height(clip);
1225 	box->d = 1;
1226 
1227 	return sizeof(*box);
1228 }
1229 
1230 static uint32_t vmw_stdu_bo_populate_update(struct vmw_du_update_plane  *update,
1231 					    void *cmd, struct drm_rect *bb)
1232 {
1233 	struct vmw_screen_target_display_unit *stdu;
1234 	struct vmw_framebuffer_bo *vfbbo;
1235 	SVGA3dCmdSurfaceDMASuffix *suffix = cmd;
1236 
1237 	stdu = container_of(update->du, typeof(*stdu), base);
1238 	vfbbo = container_of(update->vfb, typeof(*vfbbo), base);
1239 
1240 	suffix->suffixSize = sizeof(*suffix);
1241 	suffix->maximumOffset = vfbbo->buffer->base.num_pages * PAGE_SIZE;
1242 
1243 	vmw_stdu_populate_update(&suffix[1], stdu->base.unit, bb->x1, bb->x2,
1244 				 bb->y1, bb->y2);
1245 
1246 	return sizeof(*suffix) + sizeof(struct vmw_stdu_update);
1247 }
1248 
1249 static uint32_t vmw_stdu_bo_pre_clip_cpu(struct vmw_du_update_plane  *update,
1250 					 void *cmd, uint32_t num_hits)
1251 {
1252 	struct vmw_du_update_plane_buffer *bo_update =
1253 		container_of(update, typeof(*bo_update), base);
1254 
1255 	bo_update->fb_left = INT_MAX;
1256 	bo_update->fb_top = INT_MAX;
1257 
1258 	return 0;
1259 }
1260 
1261 static uint32_t vmw_stdu_bo_clip_cpu(struct vmw_du_update_plane  *update,
1262 				     void *cmd, struct drm_rect *clip,
1263 				     uint32_t fb_x, uint32_t fb_y)
1264 {
1265 	struct vmw_du_update_plane_buffer *bo_update =
1266 		container_of(update, typeof(*bo_update), base);
1267 
1268 	bo_update->fb_left = min_t(int, bo_update->fb_left, fb_x);
1269 	bo_update->fb_top = min_t(int, bo_update->fb_top, fb_y);
1270 
1271 	return 0;
1272 }
1273 
1274 static uint32_t
1275 vmw_stdu_bo_populate_update_cpu(struct vmw_du_update_plane  *update, void *cmd,
1276 				struct drm_rect *bb)
1277 {
1278 	struct vmw_du_update_plane_buffer *bo_update;
1279 	struct vmw_screen_target_display_unit *stdu;
1280 	struct vmw_framebuffer_bo *vfbbo;
1281 	struct vmw_diff_cpy diff = VMW_CPU_BLIT_DIFF_INITIALIZER(0);
1282 	struct vmw_stdu_update_gb_image *cmd_img = cmd;
1283 	struct vmw_stdu_update *cmd_update;
1284 	struct ttm_buffer_object *src_bo, *dst_bo;
1285 	u32 src_offset, dst_offset;
1286 	s32 src_pitch, dst_pitch;
1287 	s32 width, height;
1288 
1289 	bo_update = container_of(update, typeof(*bo_update), base);
1290 	stdu = container_of(update->du, typeof(*stdu), base);
1291 	vfbbo = container_of(update->vfb, typeof(*vfbbo), base);
1292 
1293 	width = bb->x2 - bb->x1;
1294 	height = bb->y2 - bb->y1;
1295 
1296 	diff.cpp = stdu->cpp;
1297 
1298 	dst_bo = &stdu->display_srf->res.backup->base;
1299 	dst_pitch = stdu->display_srf->metadata.base_size.width * stdu->cpp;
1300 	dst_offset = bb->y1 * dst_pitch + bb->x1 * stdu->cpp;
1301 
1302 	src_bo = &vfbbo->buffer->base;
1303 	src_pitch = update->vfb->base.pitches[0];
1304 	src_offset = bo_update->fb_top * src_pitch + bo_update->fb_left *
1305 		stdu->cpp;
1306 
1307 	(void) vmw_bo_cpu_blit(dst_bo, dst_offset, dst_pitch, src_bo,
1308 			       src_offset, src_pitch, width * stdu->cpp, height,
1309 			       &diff);
1310 
1311 	if (drm_rect_visible(&diff.rect)) {
1312 		SVGA3dBox *box = &cmd_img->body.box;
1313 
1314 		cmd_img->header.id = SVGA_3D_CMD_UPDATE_GB_IMAGE;
1315 		cmd_img->header.size = sizeof(cmd_img->body);
1316 		cmd_img->body.image.sid = stdu->display_srf->res.id;
1317 		cmd_img->body.image.face = 0;
1318 		cmd_img->body.image.mipmap = 0;
1319 
1320 		box->x = diff.rect.x1;
1321 		box->y = diff.rect.y1;
1322 		box->z = 0;
1323 		box->w = drm_rect_width(&diff.rect);
1324 		box->h = drm_rect_height(&diff.rect);
1325 		box->d = 1;
1326 
1327 		cmd_update = (struct vmw_stdu_update *)&cmd_img[1];
1328 		vmw_stdu_populate_update(cmd_update, stdu->base.unit,
1329 					 diff.rect.x1, diff.rect.x2,
1330 					 diff.rect.y1, diff.rect.y2);
1331 
1332 		return sizeof(*cmd_img) + sizeof(*cmd_update);
1333 	}
1334 
1335 	return 0;
1336 }
1337 
1338 /**
1339  * vmw_stdu_plane_update_bo - Update display unit for bo backed fb.
1340  * @dev_priv: device private.
1341  * @plane: plane state.
1342  * @old_state: old plane state.
1343  * @vfb: framebuffer which is blitted to display unit.
1344  * @out_fence: If non-NULL, will return a ref-counted pointer to vmw_fence_obj.
1345  *             The returned fence pointer may be NULL in which case the device
1346  *             has already synchronized.
1347  *
1348  * Return: 0 on success or a negative error code on failure.
1349  */
1350 static int vmw_stdu_plane_update_bo(struct vmw_private *dev_priv,
1351 				    struct drm_plane *plane,
1352 				    struct drm_plane_state *old_state,
1353 				    struct vmw_framebuffer *vfb,
1354 				    struct vmw_fence_obj **out_fence)
1355 {
1356 	struct vmw_du_update_plane_buffer bo_update;
1357 
1358 	memset(&bo_update, 0, sizeof(struct vmw_du_update_plane_buffer));
1359 	bo_update.base.plane = plane;
1360 	bo_update.base.old_state = old_state;
1361 	bo_update.base.dev_priv = dev_priv;
1362 	bo_update.base.du = vmw_crtc_to_du(plane->state->crtc);
1363 	bo_update.base.vfb = vfb;
1364 	bo_update.base.out_fence = out_fence;
1365 	bo_update.base.mutex = NULL;
1366 	bo_update.base.cpu_blit = !(dev_priv->capabilities & SVGA_CAP_3D);
1367 	bo_update.base.intr = false;
1368 
1369 	/*
1370 	 * VM without 3D support don't have surface DMA command and framebuffer
1371 	 * should be moved out of VRAM.
1372 	 */
1373 	if (bo_update.base.cpu_blit) {
1374 		bo_update.base.calc_fifo_size = vmw_stdu_bo_fifo_size_cpu;
1375 		bo_update.base.pre_clip = vmw_stdu_bo_pre_clip_cpu;
1376 		bo_update.base.clip = vmw_stdu_bo_clip_cpu;
1377 		bo_update.base.post_clip = vmw_stdu_bo_populate_update_cpu;
1378 	} else {
1379 		bo_update.base.calc_fifo_size = vmw_stdu_bo_fifo_size;
1380 		bo_update.base.pre_clip = vmw_stdu_bo_populate_dma;
1381 		bo_update.base.clip = vmw_stdu_bo_populate_clip;
1382 		bo_update.base.post_clip = vmw_stdu_bo_populate_update;
1383 	}
1384 
1385 	return vmw_du_helper_plane_update(&bo_update.base);
1386 }
1387 
1388 static uint32_t
1389 vmw_stdu_surface_fifo_size_same_display(struct vmw_du_update_plane *update,
1390 					uint32_t num_hits)
1391 {
1392 	struct vmw_framebuffer_surface *vfbs;
1393 	uint32_t size = 0;
1394 
1395 	vfbs = container_of(update->vfb, typeof(*vfbs), base);
1396 
1397 	if (vfbs->is_bo_proxy)
1398 		size += sizeof(struct vmw_stdu_update_gb_image) * num_hits;
1399 
1400 	size += sizeof(struct vmw_stdu_update);
1401 
1402 	return size;
1403 }
1404 
1405 static uint32_t vmw_stdu_surface_fifo_size(struct vmw_du_update_plane *update,
1406 					   uint32_t num_hits)
1407 {
1408 	struct vmw_framebuffer_surface *vfbs;
1409 	uint32_t size = 0;
1410 
1411 	vfbs = container_of(update->vfb, typeof(*vfbs), base);
1412 
1413 	if (vfbs->is_bo_proxy)
1414 		size += sizeof(struct vmw_stdu_update_gb_image) * num_hits;
1415 
1416 	size += sizeof(struct vmw_stdu_surface_copy) + sizeof(SVGA3dCopyBox) *
1417 		num_hits + sizeof(struct vmw_stdu_update);
1418 
1419 	return size;
1420 }
1421 
1422 static uint32_t
1423 vmw_stdu_surface_update_proxy(struct vmw_du_update_plane *update, void *cmd)
1424 {
1425 	struct vmw_framebuffer_surface *vfbs;
1426 	struct drm_plane_state *state = update->plane->state;
1427 	struct drm_plane_state *old_state = update->old_state;
1428 	struct vmw_stdu_update_gb_image *cmd_update = cmd;
1429 	struct drm_atomic_helper_damage_iter iter;
1430 	struct drm_rect clip;
1431 	uint32_t copy_size = 0;
1432 
1433 	vfbs = container_of(update->vfb, typeof(*vfbs), base);
1434 
1435 	/*
1436 	 * proxy surface is special where a buffer object type fb is wrapped
1437 	 * in a surface and need an update gb image command to sync with device.
1438 	 */
1439 	drm_atomic_helper_damage_iter_init(&iter, old_state, state);
1440 	drm_atomic_for_each_plane_damage(&iter, &clip) {
1441 		SVGA3dBox *box = &cmd_update->body.box;
1442 
1443 		cmd_update->header.id = SVGA_3D_CMD_UPDATE_GB_IMAGE;
1444 		cmd_update->header.size = sizeof(cmd_update->body);
1445 		cmd_update->body.image.sid = vfbs->surface->res.id;
1446 		cmd_update->body.image.face = 0;
1447 		cmd_update->body.image.mipmap = 0;
1448 
1449 		box->x = clip.x1;
1450 		box->y = clip.y1;
1451 		box->z = 0;
1452 		box->w = drm_rect_width(&clip);
1453 		box->h = drm_rect_height(&clip);
1454 		box->d = 1;
1455 
1456 		copy_size += sizeof(*cmd_update);
1457 		cmd_update++;
1458 	}
1459 
1460 	return copy_size;
1461 }
1462 
1463 static uint32_t
1464 vmw_stdu_surface_populate_copy(struct vmw_du_update_plane  *update, void *cmd,
1465 			       uint32_t num_hits)
1466 {
1467 	struct vmw_screen_target_display_unit *stdu;
1468 	struct vmw_framebuffer_surface *vfbs;
1469 	struct vmw_stdu_surface_copy *cmd_copy = cmd;
1470 
1471 	stdu = container_of(update->du, typeof(*stdu), base);
1472 	vfbs = container_of(update->vfb, typeof(*vfbs), base);
1473 
1474 	cmd_copy->header.id = SVGA_3D_CMD_SURFACE_COPY;
1475 	cmd_copy->header.size = sizeof(cmd_copy->body) + sizeof(SVGA3dCopyBox) *
1476 		num_hits;
1477 	cmd_copy->body.src.sid = vfbs->surface->res.id;
1478 	cmd_copy->body.dest.sid = stdu->display_srf->res.id;
1479 
1480 	return sizeof(*cmd_copy);
1481 }
1482 
1483 static uint32_t
1484 vmw_stdu_surface_populate_clip(struct vmw_du_update_plane  *update, void *cmd,
1485 			       struct drm_rect *clip, uint32_t fb_x,
1486 			       uint32_t fb_y)
1487 {
1488 	struct SVGA3dCopyBox *box = cmd;
1489 
1490 	box->srcx = fb_x;
1491 	box->srcy = fb_y;
1492 	box->srcz = 0;
1493 	box->x = clip->x1;
1494 	box->y = clip->y1;
1495 	box->z = 0;
1496 	box->w = drm_rect_width(clip);
1497 	box->h = drm_rect_height(clip);
1498 	box->d = 1;
1499 
1500 	return sizeof(*box);
1501 }
1502 
1503 static uint32_t
1504 vmw_stdu_surface_populate_update(struct vmw_du_update_plane  *update, void *cmd,
1505 				 struct drm_rect *bb)
1506 {
1507 	vmw_stdu_populate_update(cmd, update->du->unit, bb->x1, bb->x2, bb->y1,
1508 				 bb->y2);
1509 
1510 	return sizeof(struct vmw_stdu_update);
1511 }
1512 
1513 /**
1514  * vmw_stdu_plane_update_surface - Update display unit for surface backed fb
1515  * @dev_priv: Device private
1516  * @plane: Plane state
1517  * @old_state: Old plane state
1518  * @vfb: Framebuffer which is blitted to display unit
1519  * @out_fence: If non-NULL, will return a ref-counted pointer to vmw_fence_obj.
1520  *             The returned fence pointer may be NULL in which case the device
1521  *             has already synchronized.
1522  *
1523  * Return: 0 on success or a negative error code on failure.
1524  */
1525 static int vmw_stdu_plane_update_surface(struct vmw_private *dev_priv,
1526 					 struct drm_plane *plane,
1527 					 struct drm_plane_state *old_state,
1528 					 struct vmw_framebuffer *vfb,
1529 					 struct vmw_fence_obj **out_fence)
1530 {
1531 	struct vmw_du_update_plane srf_update;
1532 	struct vmw_screen_target_display_unit *stdu;
1533 	struct vmw_framebuffer_surface *vfbs;
1534 
1535 	stdu = vmw_crtc_to_stdu(plane->state->crtc);
1536 	vfbs = container_of(vfb, typeof(*vfbs), base);
1537 
1538 	memset(&srf_update, 0, sizeof(struct vmw_du_update_plane));
1539 	srf_update.plane = plane;
1540 	srf_update.old_state = old_state;
1541 	srf_update.dev_priv = dev_priv;
1542 	srf_update.du = vmw_crtc_to_du(plane->state->crtc);
1543 	srf_update.vfb = vfb;
1544 	srf_update.out_fence = out_fence;
1545 	srf_update.mutex = &dev_priv->cmdbuf_mutex;
1546 	srf_update.cpu_blit = false;
1547 	srf_update.intr = true;
1548 
1549 	if (vfbs->is_bo_proxy)
1550 		srf_update.post_prepare = vmw_stdu_surface_update_proxy;
1551 
1552 	if (vfbs->surface->res.id != stdu->display_srf->res.id) {
1553 		srf_update.calc_fifo_size = vmw_stdu_surface_fifo_size;
1554 		srf_update.pre_clip = vmw_stdu_surface_populate_copy;
1555 		srf_update.clip = vmw_stdu_surface_populate_clip;
1556 	} else {
1557 		srf_update.calc_fifo_size =
1558 			vmw_stdu_surface_fifo_size_same_display;
1559 	}
1560 
1561 	srf_update.post_clip = vmw_stdu_surface_populate_update;
1562 
1563 	return vmw_du_helper_plane_update(&srf_update);
1564 }
1565 
1566 /**
1567  * vmw_stdu_primary_plane_atomic_update - formally switches STDU to new plane
1568  * @plane: display plane
1569  * @old_state: Only used to get crtc info
1570  *
1571  * Formally update stdu->display_srf to the new plane, and bind the new
1572  * plane STDU.  This function is called during the commit phase when
1573  * all the preparation have been done and all the configurations have
1574  * been checked.
1575  */
1576 static void
1577 vmw_stdu_primary_plane_atomic_update(struct drm_plane *plane,
1578 				     struct drm_plane_state *old_state)
1579 {
1580 	struct vmw_plane_state *vps = vmw_plane_state_to_vps(plane->state);
1581 	struct drm_crtc *crtc = plane->state->crtc;
1582 	struct vmw_screen_target_display_unit *stdu;
1583 	struct drm_pending_vblank_event *event;
1584 	struct vmw_fence_obj *fence = NULL;
1585 	struct vmw_private *dev_priv;
1586 	int ret;
1587 
1588 	/* If case of device error, maintain consistent atomic state */
1589 	if (crtc && plane->state->fb) {
1590 		struct vmw_framebuffer *vfb =
1591 			vmw_framebuffer_to_vfb(plane->state->fb);
1592 		stdu = vmw_crtc_to_stdu(crtc);
1593 		dev_priv = vmw_priv(crtc->dev);
1594 
1595 		stdu->display_srf = vps->surf;
1596 		stdu->content_fb_type = vps->content_fb_type;
1597 		stdu->cpp = vps->cpp;
1598 
1599 		ret = vmw_stdu_bind_st(dev_priv, stdu, &stdu->display_srf->res);
1600 		if (ret)
1601 			DRM_ERROR("Failed to bind surface to STDU.\n");
1602 
1603 		if (vfb->bo)
1604 			ret = vmw_stdu_plane_update_bo(dev_priv, plane,
1605 						       old_state, vfb, &fence);
1606 		else
1607 			ret = vmw_stdu_plane_update_surface(dev_priv, plane,
1608 							    old_state, vfb,
1609 							    &fence);
1610 		if (ret)
1611 			DRM_ERROR("Failed to update STDU.\n");
1612 	} else {
1613 		crtc = old_state->crtc;
1614 		stdu = vmw_crtc_to_stdu(crtc);
1615 		dev_priv = vmw_priv(crtc->dev);
1616 
1617 		/* Blank STDU when fb and crtc are NULL */
1618 		if (!stdu->defined)
1619 			return;
1620 
1621 		ret = vmw_stdu_bind_st(dev_priv, stdu, NULL);
1622 		if (ret)
1623 			DRM_ERROR("Failed to blank STDU\n");
1624 
1625 		ret = vmw_stdu_update_st(dev_priv, stdu);
1626 		if (ret)
1627 			DRM_ERROR("Failed to update STDU.\n");
1628 
1629 		return;
1630 	}
1631 
1632 	/* In case of error, vblank event is send in vmw_du_crtc_atomic_flush */
1633 	event = crtc->state->event;
1634 	if (event && fence) {
1635 		struct drm_file *file_priv = event->base.file_priv;
1636 
1637 		ret = vmw_event_fence_action_queue(file_priv,
1638 						   fence,
1639 						   &event->base,
1640 						   &event->event.vbl.tv_sec,
1641 						   &event->event.vbl.tv_usec,
1642 						   true);
1643 		if (ret)
1644 			DRM_ERROR("Failed to queue event on fence.\n");
1645 		else
1646 			crtc->state->event = NULL;
1647 	}
1648 
1649 	if (fence)
1650 		vmw_fence_obj_unreference(&fence);
1651 }
1652 
1653 
1654 static const struct drm_plane_funcs vmw_stdu_plane_funcs = {
1655 	.update_plane = drm_atomic_helper_update_plane,
1656 	.disable_plane = drm_atomic_helper_disable_plane,
1657 	.destroy = vmw_du_primary_plane_destroy,
1658 	.reset = vmw_du_plane_reset,
1659 	.atomic_duplicate_state = vmw_du_plane_duplicate_state,
1660 	.atomic_destroy_state = vmw_du_plane_destroy_state,
1661 };
1662 
1663 static const struct drm_plane_funcs vmw_stdu_cursor_funcs = {
1664 	.update_plane = drm_atomic_helper_update_plane,
1665 	.disable_plane = drm_atomic_helper_disable_plane,
1666 	.destroy = vmw_du_cursor_plane_destroy,
1667 	.reset = vmw_du_plane_reset,
1668 	.atomic_duplicate_state = vmw_du_plane_duplicate_state,
1669 	.atomic_destroy_state = vmw_du_plane_destroy_state,
1670 };
1671 
1672 
1673 /*
1674  * Atomic Helpers
1675  */
1676 static const struct
1677 drm_plane_helper_funcs vmw_stdu_cursor_plane_helper_funcs = {
1678 	.atomic_check = vmw_du_cursor_plane_atomic_check,
1679 	.atomic_update = vmw_du_cursor_plane_atomic_update,
1680 	.prepare_fb = vmw_du_cursor_plane_prepare_fb,
1681 	.cleanup_fb = vmw_du_plane_cleanup_fb,
1682 };
1683 
1684 static const struct
1685 drm_plane_helper_funcs vmw_stdu_primary_plane_helper_funcs = {
1686 	.atomic_check = vmw_du_primary_plane_atomic_check,
1687 	.atomic_update = vmw_stdu_primary_plane_atomic_update,
1688 	.prepare_fb = vmw_stdu_primary_plane_prepare_fb,
1689 	.cleanup_fb = vmw_stdu_primary_plane_cleanup_fb,
1690 };
1691 
1692 static const struct drm_crtc_helper_funcs vmw_stdu_crtc_helper_funcs = {
1693 	.prepare = vmw_stdu_crtc_helper_prepare,
1694 	.mode_set_nofb = vmw_stdu_crtc_mode_set_nofb,
1695 	.atomic_check = vmw_du_crtc_atomic_check,
1696 	.atomic_begin = vmw_du_crtc_atomic_begin,
1697 	.atomic_flush = vmw_du_crtc_atomic_flush,
1698 	.atomic_enable = vmw_stdu_crtc_atomic_enable,
1699 	.atomic_disable = vmw_stdu_crtc_atomic_disable,
1700 };
1701 
1702 
1703 /**
1704  * vmw_stdu_init - Sets up a Screen Target Display Unit
1705  *
1706  * @dev_priv: VMW DRM device
1707  * @unit: unit number range from 0 to VMWGFX_NUM_DISPLAY_UNITS
1708  *
1709  * This function is called once per CRTC, and allocates one Screen Target
1710  * display unit to represent that CRTC.  Since the SVGA device does not separate
1711  * out encoder and connector, they are represented as part of the STDU as well.
1712  */
1713 static int vmw_stdu_init(struct vmw_private *dev_priv, unsigned unit)
1714 {
1715 	struct vmw_screen_target_display_unit *stdu;
1716 	struct drm_device *dev = dev_priv->dev;
1717 	struct drm_connector *connector;
1718 	struct drm_encoder *encoder;
1719 	struct drm_plane *primary, *cursor;
1720 	struct drm_crtc *crtc;
1721 	int    ret;
1722 
1723 
1724 	stdu = kzalloc(sizeof(*stdu), GFP_KERNEL);
1725 	if (!stdu)
1726 		return -ENOMEM;
1727 
1728 	stdu->base.unit = unit;
1729 	crtc = &stdu->base.crtc;
1730 	encoder = &stdu->base.encoder;
1731 	connector = &stdu->base.connector;
1732 	primary = &stdu->base.primary;
1733 	cursor = &stdu->base.cursor;
1734 
1735 	stdu->base.pref_active = (unit == 0);
1736 	stdu->base.pref_width  = dev_priv->initial_width;
1737 	stdu->base.pref_height = dev_priv->initial_height;
1738 	stdu->base.is_implicit = false;
1739 
1740 	/* Initialize primary plane */
1741 	vmw_du_plane_reset(primary);
1742 
1743 	ret = drm_universal_plane_init(dev, primary,
1744 				       0, &vmw_stdu_plane_funcs,
1745 				       vmw_primary_plane_formats,
1746 				       ARRAY_SIZE(vmw_primary_plane_formats),
1747 				       NULL, DRM_PLANE_TYPE_PRIMARY, NULL);
1748 	if (ret) {
1749 		DRM_ERROR("Failed to initialize primary plane");
1750 		goto err_free;
1751 	}
1752 
1753 	drm_plane_helper_add(primary, &vmw_stdu_primary_plane_helper_funcs);
1754 	drm_plane_enable_fb_damage_clips(primary);
1755 
1756 	/* Initialize cursor plane */
1757 	vmw_du_plane_reset(cursor);
1758 
1759 	ret = drm_universal_plane_init(dev, cursor,
1760 			0, &vmw_stdu_cursor_funcs,
1761 			vmw_cursor_plane_formats,
1762 			ARRAY_SIZE(vmw_cursor_plane_formats),
1763 			NULL, DRM_PLANE_TYPE_CURSOR, NULL);
1764 	if (ret) {
1765 		DRM_ERROR("Failed to initialize cursor plane");
1766 		drm_plane_cleanup(&stdu->base.primary);
1767 		goto err_free;
1768 	}
1769 
1770 	drm_plane_helper_add(cursor, &vmw_stdu_cursor_plane_helper_funcs);
1771 
1772 	vmw_du_connector_reset(connector);
1773 
1774 	ret = drm_connector_init(dev, connector, &vmw_stdu_connector_funcs,
1775 				 DRM_MODE_CONNECTOR_VIRTUAL);
1776 	if (ret) {
1777 		DRM_ERROR("Failed to initialize connector\n");
1778 		goto err_free;
1779 	}
1780 
1781 	drm_connector_helper_add(connector, &vmw_stdu_connector_helper_funcs);
1782 	connector->status = vmw_du_connector_detect(connector, false);
1783 
1784 	ret = drm_encoder_init(dev, encoder, &vmw_stdu_encoder_funcs,
1785 			       DRM_MODE_ENCODER_VIRTUAL, NULL);
1786 	if (ret) {
1787 		DRM_ERROR("Failed to initialize encoder\n");
1788 		goto err_free_connector;
1789 	}
1790 
1791 	(void) drm_connector_attach_encoder(connector, encoder);
1792 	encoder->possible_crtcs = (1 << unit);
1793 	encoder->possible_clones = 0;
1794 
1795 	ret = drm_connector_register(connector);
1796 	if (ret) {
1797 		DRM_ERROR("Failed to register connector\n");
1798 		goto err_free_encoder;
1799 	}
1800 
1801 	vmw_du_crtc_reset(crtc);
1802 	ret = drm_crtc_init_with_planes(dev, crtc, &stdu->base.primary,
1803 					&stdu->base.cursor,
1804 					&vmw_stdu_crtc_funcs, NULL);
1805 	if (ret) {
1806 		DRM_ERROR("Failed to initialize CRTC\n");
1807 		goto err_free_unregister;
1808 	}
1809 
1810 	drm_crtc_helper_add(crtc, &vmw_stdu_crtc_helper_funcs);
1811 
1812 	drm_mode_crtc_set_gamma_size(crtc, 256);
1813 
1814 	drm_object_attach_property(&connector->base,
1815 				   dev_priv->hotplug_mode_update_property, 1);
1816 	drm_object_attach_property(&connector->base,
1817 				   dev->mode_config.suggested_x_property, 0);
1818 	drm_object_attach_property(&connector->base,
1819 				   dev->mode_config.suggested_y_property, 0);
1820 	return 0;
1821 
1822 err_free_unregister:
1823 	drm_connector_unregister(connector);
1824 err_free_encoder:
1825 	drm_encoder_cleanup(encoder);
1826 err_free_connector:
1827 	drm_connector_cleanup(connector);
1828 err_free:
1829 	kfree(stdu);
1830 	return ret;
1831 }
1832 
1833 
1834 
1835 /**
1836  *  vmw_stdu_destroy - Cleans up a vmw_screen_target_display_unit
1837  *
1838  *  @stdu:  Screen Target Display Unit to be destroyed
1839  *
1840  *  Clean up after vmw_stdu_init
1841  */
1842 static void vmw_stdu_destroy(struct vmw_screen_target_display_unit *stdu)
1843 {
1844 	vmw_du_cleanup(&stdu->base);
1845 	kfree(stdu);
1846 }
1847 
1848 
1849 
1850 /******************************************************************************
1851  * Screen Target Display KMS Functions
1852  *
1853  * These functions are called by the common KMS code in vmwgfx_kms.c
1854  *****************************************************************************/
1855 
1856 /**
1857  * vmw_kms_stdu_init_display - Initializes a Screen Target based display
1858  *
1859  * @dev_priv: VMW DRM device
1860  *
1861  * This function initialize a Screen Target based display device.  It checks
1862  * the capability bits to make sure the underlying hardware can support
1863  * screen targets, and then creates the maximum number of CRTCs, a.k.a Display
1864  * Units, as supported by the display hardware.
1865  *
1866  * RETURNS:
1867  * 0 on success, error code otherwise
1868  */
1869 int vmw_kms_stdu_init_display(struct vmw_private *dev_priv)
1870 {
1871 	struct drm_device *dev = dev_priv->dev;
1872 	int i, ret;
1873 
1874 
1875 	/* Do nothing if Screen Target support is turned off */
1876 	if (!VMWGFX_ENABLE_SCREEN_TARGET_OTABLE || !dev_priv->has_mob)
1877 		return -ENOSYS;
1878 
1879 	if (!(dev_priv->capabilities & SVGA_CAP_GBOBJECTS))
1880 		return -ENOSYS;
1881 
1882 	ret = drm_vblank_init(dev, VMWGFX_NUM_DISPLAY_UNITS);
1883 	if (unlikely(ret != 0))
1884 		return ret;
1885 
1886 	dev_priv->active_display_unit = vmw_du_screen_target;
1887 
1888 	for (i = 0; i < VMWGFX_NUM_DISPLAY_UNITS; ++i) {
1889 		ret = vmw_stdu_init(dev_priv, i);
1890 
1891 		if (unlikely(ret != 0)) {
1892 			DRM_ERROR("Failed to initialize STDU %d", i);
1893 			return ret;
1894 		}
1895 	}
1896 
1897 	DRM_INFO("Screen Target Display device initialized\n");
1898 
1899 	return 0;
1900 }
1901